John, K., S., V. K. R., & S., K. S. (2019). Effect of clock gating in conditional pulse enhancement flip-flop for low power applications. Indonesian Journal of Electrical Engineering and Informatics (IJEEI), 7(2), 357-365. https://doi.org/10.52549/ijeei.v7i2.1041