[1]
S. Z. Sleeba, K. B.R., K. Sudhan, L. P. Unni, and L. John, “Parallel Pipelined Hardware Acceleration of Fast Fourier Transforms on FPGA”, IJEEI, vol. 12, no. 4, pp. 963–974, Dec. 2024, doi: 10.52549/ijeei.v12i4.5902.