K. John, V. K. R. S., and K. S. S., “Effect of clock gating in conditional pulse enhancement flip-flop for low power applications”, IJEEI, vol. 7, no. 2, pp. 357–365, May 2019, doi: 10.52549/ijeei.v7i2.1041.