[1]
M. Handique and H. K. D Sarma, “Testable Design for Positive Control Flipping Faults in Reversible Circuits”, IJEEI, vol. 11, no. 2, pp. 416–430, Apr. 2023, doi: 10.52549/ijeei.v11i2.4184.