John, Kuruvilla, et al. “Effect of Clock Gating in Conditional Pulse Enhancement Flip-Flop for Low Power Applications”. Indonesian Journal of Electrical Engineering and Informatics (IJEEI), vol. 7, no. 2, May 2019, pp. 357-65, https://doi.org/10.52549/ijeei.v7i2.1041.