John, Kuruvilla, Vinod Kumar R. S., and Kumar S. S. “Effect of Clock Gating in Conditional Pulse Enhancement Flip-Flop for Low Power Applications”. Indonesian Journal of Electrical Engineering and Informatics (IJEEI) 7, no. 2 (May 27, 2019): 357–365. Accessed November 4, 2026. https://section.iaesonline.com/index.php/IJEEI/article/view/1041.