Sleeba SZ, B.R. K, Sudhan K, Unni LP, John L. Parallel Pipelined Hardware Acceleration of Fast Fourier Transforms on FPGA. IJEEI [Internet]. 2024 Dec. 9 [cited 2026 Oct. 29];12(4):963-74. Available from: https://section.iaesonline.com/index.php/IJEEI/article/view/5902