John K, S. VKR, S. KS. Effect of clock gating in conditional pulse enhancement flip-flop for low power applications. IJEEI [Internet]. 2019 May 27 [cited 2026 Nov. 4];7(2):357-65. Available from: https://section.iaesonline.com/index.php/IJEEI/article/view/1041