Optimized Reversible Logic Multiplexer Designs for Energy-Efficient Nanoscale Computing

C.Vijesh Joe; Haewon Byeon; Anand Kumar Singh; C. Ramesh Kumar; Aaquil Bunglowala; Anu Tonk

doi:10.52549/ijeei.v11i3.4367

Optimized Reversible Logic Multiplexer Designs for Energy-Efficient Nanoscale Computing

C.Vijesh Joe, Haewon Byeon, Anand Kumar Singh, C. Ramesh Kumar, Aaquil Bunglowala, Anu Tonk

Abstract

Nano- and quantum-based low-power applications are where reversible logic really shines. By using digitally equivalent circuits with reversible logic gates, energy savings may be achieved. Reducing garbage output and ancilla inputs is a primary emphasis of this study, which aims to lower power consumption in reversible multiplexers. Multiplexers with switchable 2:1, 4:1, and 8:1 ratios may be built using the SJ gate and other simple reversible logic gates. The number of ancilla inputs has been cut in half from four to zero, and the amount of garbage output has been cut in half as well, from eight to three, making the 2:1 multiplexer an improvement over the prior design. New 4:1 multiplexer has 10' ancilla inputs, up from 2' in the previous designs. The proposed 4:1 multiplexer also cuts waste production in half from the current 5-to-6 bins per day. The 8:1 multiplexer has two ancilla inputs and nine trash outputs, while the current architecture only has one of each. The functionality of the VHDL and Xilinx 14.7-coded designs is validated by ISIM simulations.

Keywords

Quantum computing; Reversible logic gates; Garbage output; Ancilla inputs; TwinSJ gate; AJ gate; SJ gate

References

C. Tsai, “Reversible data hiding and lossless reconstruction of binary images using pair-wise logical computation mechanism,” Pattern Recognition, vol. 38, no. 11, pp. 1993-2006, 2005.

P. M. B. Vitanyi, “Logical depth for reversible Turing machines with an application to the rate of decrease in logical depth for general Turing machines,” Theoretical Computer Science, vol. 778, pp. 78-80, 2019.

J. C. Das and D. De " Computational fidelity in reversible quantum-dot cellular automata channel routing under thermal randomness," Nano Communication Networks, vol. 18, pp. 17-26, 2018.

S. Mohammad, " Fault-tolerant quantum reversible full adder/subtractor: Design and implementation," Optik, vol. 253, No. 168543, 2022.

A. Samson, " A structural approach to reversible computation," Theoretical Computer Science, vol. 347, pp. 441-464, 2005.

F. M. Weidner, and J. D. Schwab, " Leveraging quantum computing for dynamic analyses of logical networks in systems biology," Patterns, vol. 4, No. 100705, 2023.

S. S. Samrin, and R. Patil, " Design of logic gates using reversible gates with reduced quantum cost," Global Transitions Proceedings, vol. 3, no. 1, pp. 136-141, 2022.

M. Awais, and P. Maah “Energy Efficient Design of Fast Fourier Transform using Reversible Logic,” Sustainable Energy Technologies and Assessments, vol. 52, No. 102257, 2022.

C. Bertini, and R. Leporini, “A fuzzy approach to quantum logical computation,” Fuzzy Sets and Systems, vol. 317, pp. 44-60, 2022.

Z. Li, and S. Zhang, “An efficient three-level nano-design for reversible gate using quantum dot-cellular automata with cost analysis,” Materials Science and Engineering: B, vol. 294, No. 116526, 2023.

D. Mukhopadhyay, and P. Dutta, “A study on energy optimized 4 dot 2 electron two dimensional quantum dot cellular automata logical reversible flip-flops” Microelectronics Journal, vol. 46, pp. 519-530, 2015.

M. M. Hossain, M. H. Rehman, A. Ahmed, and A. B. M. A. Rahman, "Design of low power reversible binary coded decimal adder," International Journal of Computer Science and Information Security, vol. 12, no. 5, pp. 127-135, 2014.

L. Singh, R. Saxena, and G. Zho, “A compact realization of Feynman Reversible and NOR logic gate using Plasmonic waveguide based MZI for all-optical signal processing,” Optics Communications, vol. 522, No. 128707, 2022.

F. Orts, G. Ortega, and E.F. Combarro, “A review on reversible quantum adders,” Journal of Network and Computer Applications, vol. 170, N. 102810, 2020

G. J. Martínez, and A. Adamatzky, “On logical gates in precipitating medium: Cellular automaton model,” Physics Letters A, vol. 372, pp. 5115-5119, 2008.

M. Tostado-Veliz, S. Kamel, and H. M. Hasanien, " A mixed-integer-linear-logical programming interval-based model for optimal scheduling of isolated microgrids with green hydrogen-based storage considering demand response," Journal of Energy Storage, vol. 48, No. 104028, 2022.

Leverrier, K., M. J. Bremner, A. M. Childs, and M. B. Plenio. "Exploring trade-offs between physical realizability and optimal quantum circuit complexity." Proceedings of the Royal Society A: Mathematical, Physical and Engineering Sciences vo.469.no.2159 (2012).

J. P. Klein, and T. H. Leete, " A biomolecular implementation of logically reversible computation with minimal energy dissipation,” Biosystems, vol. 52, pp. 15-23, 1999.

B. Sen, M. Dutta, and M. Goswami, “Modular Design of testable reversible ALU by QCA multiplexer with increase in programmability,” Microelectronics Journal, vol. 45, pp. 1522-1532, 2014.

M. Li, and J. Tromp, “Reversible simulation of irreversible computation,” Physica D: Nonlinear Phenomena, vol. 120, pp. 168-176, 1998.

H. M. Gaur, and A. K. Singh, “In-depth Comparative Analysis of Reversible Gates for Designing Logic Circuits,” Procedia Computer Science, vol. 125, pp. 810-817, 2018.

Full Text: PDF

Refbacks

There are currently no refbacks.

Indonesian Journal of Electrical Engineering and Informatics (IJEEI)
ISSN 2089-3272

This work is licensed under a Creative Commons Attribution 4.0 International License.

View IJEEI Stats

Username
Password
Remember me