Author Details

John, Kuruvilla, Noorul Islam Centre for Higher Education, India

  • Vol 7, No 2: June 2019 - Electronics_&_Signal_Processing
    Effect of clock gating in conditional pulse enhancement flip-flop for low power applications
    Abstract  PDF


 

Indonesian Journal of Electrical Engineering and Informatics (IJEEI)
ISSN 2089-3272

Creative Commons Licence

This work is licensed under a Creative Commons Attribution 4.0 International License.

web analytics
View IJEEI Stats